ABSTRACT
INTRODUCTION
Presently, a large number of computer devices under development are hand-held mobile devices equipped with high speed serial communication ports like USB and HDMI. As these devices are battery operated, it is highly necessary that the power consumption of their transmitting circuits is kept as low as possible. Since the speed of transmission cannot be reduced for a standard real time data transmitter like HDMI, it is required to design the transmitter circuit without sacrificing the speed of transmission [1] . Some design use the feature of power harvesting from the receiver signalling channels allowing the high power consumption of the transmitter IC. Another solution is technology scaling for low power achievement at the desired speed. This normally results in increased design and fabrication cost of the devices. While some other designs use reduced signal swing of the output voltage which do not apply to the presented target interface [2] [3] [4] [5] [6] . This design presents the data channel section of the HDMI transmitter circuit in 180 nm CMOS which is input with only one frequency of serial clock coming from the PLL and eliminated the use of multiple clock signals [7] . It is powered with the standard 1.8V supply and driver cascade stage used a bias voltage of 2.8 V which is less than battery voltage of almost all mobile devices. This paper is organized as follows. In section two, the overview of proposed HDMI transmitter data channel is discussed. Section three presents schematic of proposed data channel. The simulation results of proposed design are presented in section four and concluded in section five.
HDMI TRANSMITTER DATA CHANNEL
The block diagram of proposed HDMI data channel is shown in Fig.1 . The transmitter data channel was fed with 10-bit parallel data from the video data controller. The FIFO and serializing block do the function of holding the 10-bit data and its serialization. The even 5 bits were multiplexed into one active low 'Even' signal and odd 5 bits were multiplexed into one active low 'Odd' signal. Similarly active low even and odd complements were also generated. The two 'Even' and 'Odd' signals were sufficiently buffered by two different pre-drivers with pull-up at their inputs. Two more similar pre-drivers were required for their complements. Thus four pre-driver channels were used. This even and odd period driving has the advantage of hiding data-dependent surges on supply nets which arise due to pre-driver switching [2] . The pre-driver outputs were applied to the driving circuit as shown in Fig. 1 to drive the output differential line. The driver output pins Tx+ and Tx-sink the current supplied from the receiver supply via termination resistors on the remote side of the HDMI cable. The receiver supply voltage is generally 3.3 Volts. Also as per the specifications [1] when the transmitter is in standby mode, the voltage drop across the resistors should not exceed 10mV each.
PROPOSED DATA CHANNEL
The schematic of presented Data Channel is shown in A RESET circuit was provided for disabling and enabling the data channel. The schematic of this RESET circuit is shown in Fig. 4 . The signal Start is driven as high at falling edge of Dclk only if Disable input was low and Enable input was high at the previous rising edge of Dclk. The Enable is made low before the next rising edge of Dclk. Another cause of signal Start going high when Disable and Enable are both low but Buffered_Sel10 (due to Sel10) goes high. If Start is high for just one clock period, then Sel1 will be high in the next clock period and then Sel2 and so on. The output propagates with every clock cycle up to Sel10 and Start nearly coincides with Sel10 via the FO4 BUFFER and RESET circuit. Now Start will cause Sel1 to go high in the eleventh clock cycle. Thus a sequence of high for one input clock period is obtained at each output Sel1 to Sel10 one by one and the process keep repeating until Disable signal is raised. The data channel used ten selector circuits labelled as SEL in Fig. 2. Fig. 5 shows the schematic of SEL block. Each high output out-of Sel1-Sel10 is used to select the corresponding bit of parallel input data D0-D9 with the help of SEL blocks as shown in upper part of Fig. 2 . The last two SEL blocks are not directly fed with D8 and D9. Instead they are fed via two clocked D-type flip-flops. The first eight SEL blocks' and the last two bits' flip-flops respective outputs are updated for selection when Sel9 goes high and cause suitable complement signals to be generated by the inverting and buffering circuit labelled FD. The two flip-flops were provided to retain correct (previously held) ninth and tenth bit for selection. These two flip-flops update the output with the falling and rising edge respective of their own clock (Show) and anti-clock (Read) inputs. These inputs are derived from inverting and buffering circuit labelled as FDL. Hence parallel first bit selected and kept in hold until all bits are serialized. Thus all correct data bits are selected in one round of selection from Sel1 data channel.
The SELs' complementary outputs are connected in two groups of even and odd bit periods for the purpose of pseudo-shadow switching has its own internal pull-up at the input as shown in from the five connected SEL outputs. The even and odd pre parallel pmos transistors in DRIVER circ multiplexing was achieved. A differential driving. Fig. 8 shows the proposed layout for the presented design. flops update the output with the falling and rising edge respective of their own clock (Read) inputs. These inputs are derived from Sel3 high level by the inverting and buffering circuit labelled as FDL. Hence parallel 10 bit data is taken in hold before first bit selected and kept in hold until all bits are serialized. Thus all correct data bits are selected Sel1 to Sel10. This is the First-In First-Out (FIFO) action of the he SELs' complementary outputs are connected in two groups of even and odd bit periods for shadow switching [9] . Thus four pre-drivers were used and each pre up at the input as shown in Fig. 6 so that active low can be multiplexed from the five connected SEL outputs. The even and odd pre-driver outputs were used to drive the parallel pmos transistors in DRIVER circuit as shown in Fig.7 . Thus 10:1 time A complementarily active-low driving pair was required for differential driving. Fig. 8 shows the proposed layout for the presented design. flops update the output with the falling and rising edge respective of their own high level by the 10 bit data is taken in hold before first bit selected and kept in hold until all bits are serialized. Thus all correct data bits are selected Out (FIFO) action of the he SELs' complementary outputs are connected in two groups of even and odd bit periods for drivers were used and each pre-driver active low can be multiplexed driver outputs were used to drive the 7. Thus 10:1 time-division low driving pair was required for
SIMULATION RESULTS
The presented design was simulated using Cadence Virtuoso. bit-select signals Sel1-Sel10, iSel1 for schematic and post-layout simulation are compared in Table 1 . diagram requirements of the HDMI specification and post 10 and 11 respectively. Fig. 12 shows the spectrum of supply current drawn by three as such presented data channels and one clock channe within 500 MHz are less than 6% of dc component. The simulation results are compared against HDMI specification [1] for output voltage requirements in Table 2 . 
ESULTS
ed design was simulated using Cadence Virtuoso. During post-layout simulation the iSel1 and Start signals were obtained as shown in Fig. 9 . The layout simulation are compared in Table 1 . The differential output eye diagram requirements of the HDMI specification and post-layout simulation are displayed in Fig.  10 and 11 respectively. Fig. 12 shows the spectrum of supply current drawn by three as such presented data channels and one clock channel. As shown in Fig. 12 , supply current components within 500 MHz are less than 6% of dc component. The simulation results are compared against HDMI specification [1] for output voltage requirements in Table 2 . layout simulation the signals were obtained as shown in Fig. 9 . The results differential output eye layout simulation are displayed in Fig.  10 and 11 respectively. Fig. 12 shows the spectrum of supply current drawn by three as such supply current components within 500 MHz are less than 6% of dc component. The simulation results are compared against 
CONCLUSIONS
In this paper, a design was presented for data channel of 1.65 Gbps serial speed for application in HDMI transmitter with low power consumption. The single ended output voltage swing could be manipulated by controlling the time of over-lap and under-lap of driver's parallel MOS transistors by providing additional combinational logic in the serializer. The presented schematic can also be utilized for other similar high speed serial interfaces like USB and LAN with applicable modifications.
